I am a Verification Engineer who mostly works with SystemVerilog, though I occasionally get the chance to also work with e. I started the Verification Gentleman blog to store solutions to small (and big) problems I’ve faced in my day to day work. I want to share them with the community in the hope that they may be useful to someone else.